Efforts to replace polycrystalline silicon ͑poly-Si͒ gate electrodes at the 45 nm technology node have increased significantly in the last two years. This surge of interest resulted from the poly-Si depletion effect, which may add as much as 40% of the required oxide thickness, if used at the 45 nm technology node. 1, 2 In addition, poly-Si may be incompatible with high-k dielectrics, particularly in the case of p-channel devices. For conventional metal-oxide-semiconductor devices the metal gate must have near band-edge work function values, i.e., 4.0 and 5.1 eV, for n-channel and p-channel devices, respectively. Several metal gate candidates and approaches have been recently reported. [3] [4] [5] [6] In this study, we investigated electrode stacks that use ultrathin TaN layers deposited between the poly-Si electrode and the gate dielectric.
Capacitors were built on heavily-doped p-type substrates with effective dopant concentration of 1.2ϫ 10 18 atoms cm −3 . Isolation oxide was deposited in a conventional furnace and patterned to define the device active areas. Pregate cleaning was performed using diluted hydrofluoric acid followed by O 3 -last cleaning. The SiO 2 gate dielectric was grown at temperatures in the range of 900-1050°C and process pressure of 2.6 Torr using O 2 and H 2 as reactant gases in a commercial single-wafer system. The HfO 2 films were grown using an atomic layer deposition process at 350°C and 1 Torr. The TaN and Ru metal electrodes were then deposited using a commercial physical vapor deposition system. The metal electrodes were capped with 1.5 kA poly-Si film that is implanted by either phosphorous or boron and then annealed at 1000°C for 5 s to activate the dopants. The gate stack was etched using a commercial etch system. The back side of the wafer was cleaned and coated with Al to improve electrical contact. Device characterization was performed on a semiautomatic probe station using a commercial semiconductor analyzer. The capacitance-voltage ͑C-V͒ curves were fitted using the North Carolina State University model to extract the equivalent oxide thickness ͑EOT͒, flatband voltage ͑V FB ͒, and substrate doping concentration. 7 The effective work function of each electrode was extracted from plots of V FB versus EOT using the linear extrapolation method. A series of oxide thicknesses were formed on the same wafer using a process that has been previously described to minimize the impact of fixed charges on work function extraction. 8 The bonding configuration in the silicon/TaN stacks was studied using x-ray photoelectron spectroscopy ͑XPS͒ and the silicon content of the Ta x Si y N z samples was measured by Rutherford backscattering spectrometry ͑RBS͒. that is seen in the case of poly-Si. The corresponding V FB -EOT curves for all the gate electrode stacks ͑not shown͒ exhibited excellent linear fits with fixed charge density ͑Q f ͒ in the 5 ϫ 10 10 to 1 ϫ 10 11 cm −2 range, which are comparable to poly-Si gates. In addition, transmission electron microscopy of the devices ͑not shown͒ indicated a continuous TaN film is obtained for a TaN thickness of 1.5 nm or higher. There are several possibilities that can be considered to explain the results summarized in Fig. 1 .
The first possibility is that the effective work function value of a given electrode stack is simply an average of the two layers that comprise the stack ͑e.g., poly-Si/ TaN or Ru/ TaN͒. However, this possibility does not explain the measured work function values in the case of p-type polySi/ TaN Fig. 1 . Another and more direct piece of evidence for the formation of Ta x Si y N z is the XPS analysis shown in Fig. 2 . The XPS data were collected from a 4.0 nm silicon/TaN stack prepared specifically for XPS measurements to simulate the device poly-Si capping layer interaction with the TaN film. Figure 3 shows a Ta 4f doublet, which indicates the existence of Ta-N bonding in the as-deposited TaN films ͑note that no shift is observed in the binding energy of Ta-N bond with TaN thickness; this supports the earlier conclusion that the TaN film stoichiometry does not cause the observed work function change depicted in Fig. 1͒ . Upon annealing at 1000°C, the Ta 4f peaks shift to lower binding energies that are consistent with Ta-Si bond formation. 10 Note that the Ta-Si bond formation is most extensive in the case of thin TaN film ͑1.0 nm͒ as shown in the peak intensities in Fig.  3͑a͒ . This also explains why we get the lowest work function with thin TaN interlayer ͑Fig. 1͒ since Si-rich Ta x Si y N z has the lowest work function ͑Fig. 2͒. As the thickness of the TaN layer increases to 2.0 nm, Fig. 3͑b͒ , the Ta-Si bond formation appears to be less extensive. For the 10 nm TaN case, no Ta-Si bond formation is observed as shown in 3͑c͒. This is believed to be due to the well-developed crystallinity and barrier properties of the 10 nm TaN film compared with 1.0 or 2.0 nm film, and therefore minimal reaction with the Si capping layer. However, the key point, illustrated in Fig. 3 , is that there is diminished Ta-Si bond formation with increasing TaN film thickness, resulting in increased work function of the poly-Si/ TaN stack as shown in Fig. 1 .
The current-voltage ͑I-V͒ curves for a MOSCAP device with ultarthin TaN layer ͑2.0 nm͒ is compared in Fig. 4 to a sample with poly-Si gate and no TaN interlayer. The I-V curves indicate a comparable gate leakage current, although the breakdown voltage is slightly higher for the sample with TaN gate. Furthermore, Fig. 5 shows C-V curve of a sample with poly-Si/2.0 nm TaN gate electrode deposited directly on HfO 2 ͑3.0 nm͒ and exhibits negligible capacitance depletion. The inset shows a sample where poly-Si is deposited directly on HfO 2 without the TaN interlayer. The poly-Si depletion is much more pronounced when no TaN layer is used.
In conclusion, the impact of thin TaN layers on the work function of poly-Si/ TaN electrode stack was investigated. The analysis shows that ϳ4.3 eV work function can be achieved on high-k dielectrics with minimal poly-Si depletion. Comparable gate leakage current and fixed charges to poly-Si electrodes was achieved. This technique is promising for n-type, but other barriers may be needed for p-type bandedge metals gates. 
